娱乐城白菜论坛

74LS112/54LS112 pdf datasheet

资料大小: 13

所需积分: 0

下载次数:

用户评论: 0条评论,查看

上传日期: 2008-08-06

上 传 者: 他上传的所有资料

资料介绍

标签:74LS1(28)
54LS112/DM54LS112A/DM74LS112A
Dual Negave-Edge-Triggered Master-Slave
J-K Flip-Flops with Preset, Clear,
and Complementary Outputs
General Descripon
This device contains two independent negave-edge-triggered
J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop on the falling edge of the
clock pulse. The clock triggering occurs at a voltage level
and is not directly related to the transion time of the falling
edge of the clock pulse. Data on the J and K inputs may be
changed while the clock is high or low without affecting the
outputs as long as the setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate Military/Aerospace device (54LS112) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.

用户评论

查看全部 条评论

发表评论请先 , 还没有账号?。

发表评论

用户评论
娱乐城白菜论坛交流、我要发言! 发表评论可获取积分! 请遵守相关规定。
上传电子资料